[1]
“Designing Embedded Intelligence through Co-Design Substrates Optimization and System Assurance”, ESIT- International Journal, vol. 5, no. 2, pp. 18–40, Oct. 2026, doi: 10.66279/br8wb683.